


## GaNSafe™ Power IC



Bottom-cooled  
TOLL-4L

Top Bottom



Simplified Diagram

### 1. Features

- $V_{DS}$  650V continuous / 800V transient
- $25\text{ m}\Omega R_{DS(ON)\_MAX\_25C}$  and  $90\text{ A } I_{DS(CONTINUOUS)}$
- TOLL-4L thermally-enhanced, bottom-cooled
- PWM input compatibility 10 to 18 V
- Paralleling capability up to 2x power ICs
- Zero reverse-recovery charge
- Turn-ON and Turn-OFF  $dV/dt$  programmability
- Up to 2 MHz operation
- Short Circuit Protection with 350 ns latency
- $dV/dt$  immunity up to 100 V/ns
- 2kV ESD all Pins
- JEDEC and IPC-9701 Qualifications
- AEC-Q100 Grade 1 (ordering option)
- RoHS, Pb-free, REACH-compliant

### 2. Applications / Topologies

- AC-DC, DC-DC, CCM or CrM TP-PFC
- Optimized for synchronous half-bridge, full-bridge, 3-phase, or buck/boost operation
- Data Center CRPS, and Solar Inverter/ESS
- EV OBC & DC-DC converter, and motor drive


### 3. Description

The NV6514C is a thermally-enhanced bottom-cooled SMD version of the GaNFast™ power IC family, optimized for higher power systems using GaNSafe™ technology, making it the ideal choice for high-frequency, high-power-density, and high-efficiency power systems in data center, solar, industrial, and automotive segments.


GaNFast power ICs integrate GaN FET(s) with gate drive to create an easy-to-use power stage building block.

GaNSafe technology further integrates critical protection and performance features that enable unprecedented reliability and robustness. The TOLL package ties this architecture together with industry-standard thermally-enhanced packaging, creating dependable solutions for world-class size/weight, efficiency, and cost.


### 4. Typical Application Circuits



BTP PFC



CLLC or LLC



PSFB or DAB

## 5. Table of Contents

(1) <u>Features</u>	pg. 1
(2) <u>Applications / Topologies</u>	pg. 1
(3) <u>Description</u>	pg. 1
(4) <u>Typical application circuits</u>	pg. 1
(5) <u>Table of contents</u>	pg. 2
(6) <u>Absolute maximum ratings</u>	pg. 3
(7) <u>Recommended operating conditions</u>	pg. 4
(8) <u>ESD ratings</u>	pg. 4
(9) <u>Thermal resistance</u>	pg. 4
(10) <u>Electrical characteristics</u>	pg. 5
(11) <u>Inductive switching circuit diagram</u>	pg. 6
(12) <u>Electrical curves</u>	pg. 7 – 9
(13) <u>Pinout table</u>	pg. 10
(14) <u>Functional description</u>	pg. 11 – 14
(14.1) <u>GaNSafe operation</u>	pg. 11
(14.2) <u>Internal gate drive power loss</u>	pg. 12
(14.3) <u>Turn-ON/OFF dV/dt control</u>	pg. 12
(14.4) <u>Paralleling GaNSafe power ICs</u>	pg. 12
(14.5) <u>Short Circuit Protection</u>	pg. 13
(14.6) <u>Design for <math>V_{DS\_CONT}</math> &amp; <math>V_{DS\_TRANS}</math></u>	pg. 13
(14.7) <u>PCBA layout guidelines</u>	pg. 14
(14.8) <u>PCBA reference schematic</u>	pg. 15
(14.9) <u>PCBA SMT IR reflow profile</u>	pg. 15
(14.10) <u>Recommended Isolator IC's</u>	pg. 15
(15) <u>Package outline dimensions</u>	pg. 16
(16) <u>TnR drawing and socket orientation</u>	pg. 17
(17) <u>20-Year Limited Product Warranty</u>	pg. 18
(18) <u>Ordering information</u>	pg. 18
(19) <u>Revision history</u>	pg. 18

**6. Absolute Maximum Ratings**<sup>(Note 1)</sup> (with respect to Source, T<sub>CASE</sub> = 25°C, unless specified)

Symbol	Parameter	Max	Units
V <sub>DS(CONT)</sub>	Continuous Drain-to-Source voltage	-7 to +650	V
V <sub>DS(TRAN)</sub>	Transient Drain-to-Source voltage <sup>(Note 2)</sup>	800	V
I <sub>DS(CONT)</sub>	Continuous Drain current (T <sub>CASE</sub> = 25 °C) <sup>(Note 3)</sup> Continuous Drain current (T <sub>CASE</sub> = 100 °C, T <sub>JUNC</sub> = 150 °C) <sup>(Note 3)</sup>	90 57	A
I <sub>DS_PULSE</sub>	Pulsed Drain current (10 μs @ T <sub>JUNC</sub> = 25 °C) <sup>(Note 3)</sup> Pulsed Drain current (10 μs @ T <sub>JUNC</sub> = 150 °C) <sup>(Note 3)</sup>	175 80	A
V <sub>DRIVE_CONT</sub>	Continuous input voltage measured between V <sub>DRIVE</sub> and SK pins	-0.6 to 18	V
V <sub>DRIVE_TRANS</sub>	Transient input voltage measured between V <sub>DRIVE</sub> and SK pins <sup>(Note 4)</sup>	-2.0	V
dV/dt	Slew Rate on Drain-to-Source	100	V/ns
T <sub>JUNC</sub>	Junction Temperature	-40 to +150	°C
T <sub>STOR</sub>	Storage Temperature	-55 to +150	°C

- (1) Absolute Maximum Ratings are stress ratings, and subjecting devices to stresses beyond these ratings may cause permanent damage.
- (2) V<sub>DS(TRAN)</sub> allows for surge ratings during **non-repetitive** events that are < 100 μs.
- (3) Limited by Short Circuit Protection.
- (4) Limited to 200 ns.

## 7. Recommended Operating Conditions (Note 5)

Symbol	Parameter	Min	Typ	Max	Units
$V_{DRIVE\_H}$	Drive input pin voltage high	11	12 ~ 13	18	V
$V_{DRIVE\_L}$	Drive input pin voltage low	-0.3	0	0.3	V
$R_{DRIVE\_ON}$	Turn-ON $V_{DRIVE}$ Pin series resistor	5	10	25	$\Omega$
$R_{DRIVE\_OFF}$	Turn-OFF $V_{DRIVE}$ Pin series resistor	1	2	10	$\Omega$

(5) Exposure to conditions beyond maximum recommended operating conditions for extended periods of time may affect device reliability.

## 8. ESD Ratings

Symbol	Parameter	Max	Units
HBM	Human Body Model (per JS-001-2014)	2,000	V
CDM	Charged Device Model (per JS-002-2014)	1,000	V

## 9. Thermal Resistance

Symbol	Parameter	Typ	Units
$R_{\theta\_JUNC-CASE}$	Junction-to-Case Thermal Resistance	0.28	$^{\circ}C/W$

## 10. Electrical Characteristics

Conditions unless otherwise specified:  $V_{DS} = 400V$ ,  $V_{DRIVE} = 15V$ ,  $T_{CASE} = 25^{\circ}C$ ,  $I_{DS} = 29A$ ,  $R_{DRIVE} = 5\Omega$

Symbol	Parameter	Min	Typ	Max	Units	Conditions
<b>Drive Pin Characteristics</b>						
$I_{DRIVE\_OPERATING}$	$V_{DRIVE}$ operating current		5.1		mA	$V_{DRIVE} = 15V$ , $F_{SW} = 300kHz$ , 50% D.C., $V_{DS} = 0V$
$I_{DRIVE\_LEAKAGE}$	$V_{DRIVE}$ leakage current		1.8		mA	$V_{DRIVE} = 15V$
<b>Switching Characteristics</b>						
$t_{ON}$	Turn-ON propagation delay	25		41	ns	Fig 1,2 ; $-40^{\circ}C \leq T_{CASE} \leq +150^{\circ}C$ ; $R_{DRIVE} = 1\Omega$
$t_{OFF}$	Turn-OFF propagation delay	10		19	ns	Fig 1,2 ; $-40^{\circ}C \leq T_{CASE} \leq +150^{\circ}C$ ; $R_{DRIVE} = 1\Omega$
$t_{ON\_MIN}$	Minimum Drive on-time pulse duration	75			ns	$R_{DRIVE} = 5\Omega$
$t_{RISE}$	Turn-OFF rise time		8		ns	Fig 1,2 ; $R_{DRIVE} = 1\Omega$
$t_{FALL}$	Turn-ON fall time		11		ns	Fig 1,2 ; $R_{DRIVE} = 10\Omega$
<b>Short Circuit Protection (SCP)</b>						
$V_{DS\_SCP}$	$V_{DS(ON)}$ Short Circuit Detect Threshold	11.5	13.5		V	$18V \geq V_{DRIVE} \geq 11V$ , $T_{JUNC} = -40^{\circ}C$ to $+150^{\circ}C$ , verified by design
$t_{SCP\_DLY\_TURN-ON}$	Delay from Short Circuit Event to Soft Shut Down, into Turn-ON		350		ns	$18V \geq V_{DRIVE} \geq 11V$ , $T_{JUNC} = -40^{\circ}C$ to $+150^{\circ}C$ , verified by design
$t_{SCP\_DLY\_OPER}$	Delay from Short Circuit Event to Soft Shut Down, during Operation		50		ns	$18V \geq V_{DRIVE} \geq 11V$ , $T_{JUNC} = -40^{\circ}C$ to $+150^{\circ}C$ , verified by design
<b>GaN FET Characteristics</b>						
$I_{DSS}$	Drain-Source leakage current		4.5	100	$\mu A$	$V_{DS} = 650V$ , $V_{DRIVE} = 0V$
$I_{DSS}$	Drain-Source leakage current		45		$\mu A$	$V_{DS} = 650V$ , $V_{DRIVE} = 0V$ , $T_{JUNC} = 150^{\circ}C$
$R_{DS(ON)}$	Drain-Source resistance		18	25	m $\Omega$	$V_{DRIVE} = 15V$ , $I_{DS} = 29A$
$R_{DS(ON)}$	Drain-Source resistance		43		m $\Omega$	$V_{DRIVE} = 15V$ , $I_{DS} = 29A$ , $T_{JUNC} = 150^{\circ}C$
$V_{SD}$	Source-Drain reverse voltage		3.3		V	$V_{DRIVE} = 0V$ , $I_{SD} = 29A$
$I_{SD}$	Source-Drain reverse current		150		A	$V_{DRIVE} = 0V$ , $V_{SD} = 7V$ , 50us pulse, based on $P_{DISSIPATION}$
$Q_{OSS}$	Output charge		125		nC	$V_{DS} = 400V$ , $V_{DRIVE} = 0V$
$Q_{RR}$	Reverse recovery charge		Zero		nC	
$C_{OSS}$	Output capacitance		143		pF	$V_{DS} = 400V$ , $V_{DRIVE} = 0V$
$C_{O(er)}$ (Note 6)	Effective output capacitance, energy related		206		pF	$V_{DS} = 400V$ , $V_{DRIVE} = 0V$
$C_{O(tr)}$ (Note 7)	Effective output capacitance, time related		314		pF	$V_{DS} = 400V$ , $V_{DRIVE} = 0V$
$E_{ON}$	Switching energy, Turn-ON		145		$\mu J$	$V_{DS} = 400V$ , $I_{DS} = 29A$ , $R_{DRIVE} = 5\Omega$
$E_{OFF}$	Switching energy, Turn-OFF		5		$\mu J$	$V_{DS} = 0$ to $400V$ , $I_{DS} = 29A$ , $R_{DRIVE} = 1\Omega$

(6)  $C_{O(er)}$  is a fixed capacitance that gives the same stored energy as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 400 V

(7)  $C_{O(tr)}$  is a fixed capacitance that gives the same charging time as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 400 V

## 11. Inductive Switching Test Circuit and Typical Waveforms




Figure 1. Inductive Switching Test Circuit






Figure 2. Prop Delay, Rise/Fall Time


## 12. Electrical Curves (GaN FET, $T_{CASE} = 25\text{ }^{\circ}\text{C}$ unless otherwise specified)




**Fig. 3.  $I_{DS}$  vs.  $V_{DS}$ ,  $T_{JUNC} = 25\text{ }^{\circ}\text{C}$**




**Fig. 4.  $I_{DS}$  vs.  $V_{DS}$ ,  $T_{JUNC} = 150\text{ }^{\circ}\text{C}$**




**Fig. 5.  $I_{SD}$  vs.  $V_{SD}$ ,  $T_{JUNC} = 25\text{ }^{\circ}\text{C}$ ,  $150\text{ }^{\circ}\text{C}$**




**Fig. 6.  $I_{DSS}$  vs.  $V_{DS}$ ,  $T_{JUNC} = 25\text{ }^{\circ}\text{C}$ ,  $150\text{ }^{\circ}\text{C}$**




**Fig. 7. Normalized  $R_{DS(ON)}$  vs.  $T_{JUNC}$**




**Fig. 8.  $C_{OSS}$  vs.  $V_{DS}$**




**Fig. 9. E<sub>OSS</sub> vs. V<sub>DS</sub>**




**Fig. 10. Q<sub>OSS</sub> vs. V<sub>DS</sub>**




**Fig. 11. t<sub>PROP\_ON, OFF</sub> vs. T<sub>JUNC</sub>**



**Fig. 12. P<sub>DISSIPATION</sub> vs. T<sub>CASE</sub>**



**Fig. 13. Transient R<sub>Θ\_JUNC-CASE</sub>**



**Fig. 14. Safe Operating Area, T<sub>CASE</sub> = 25°C**






Fig. 15.  $E_{ON}$  vs.  $I_{DS}$ ,  $T_{JUNC} = 25\text{ °C}$




Fig. 16.  $E_{OFF}$  vs.  $I_{DS}$ ,  $T_{JUNC} = 25\text{ °C}$




Fig. 17.  $E_{ON}$  vs.  $I_{DS}$ ,  $T_{JUNC} = 125\text{ °C}$




Fig. 18.  $E_{OFF}$  vs.  $I_{DS}$ ,  $T_{JUNC} = 125\text{ °C}$





Fig. 19.  $I_{DRIVE}$  vs. Switching Frequency ( $F_{SW}$ )

### 13. Pinout Table

Pin9 Drain Tab



Pin		I/O (Note 8)	Description
Number	Symbol		
1~6, Bottom Pad	Source	G	Source of power FET and Thermal Pad for Heatsink
7	SK	G	Reference for isolated PWM output (Kelvin return for $V_{DRIVE}$ )
8	$V_{DRIVE}$	I	Connect isolated PWM output to $V_{DRIVE}$
9 (Tab)	Drain	P	Drain of power FET

(8) G = Ground, I = Input, P = Power

## 14. Functional Description

### 14.1. GaNSafe Operation: Internally-regulated $V_{GS}$ and Block Diagram

GaNSafe power IC's are the industry's first GaN power devices allowing high speed operation in an industry-standard 4-Pin package (Drain / Source /  $V_{DRIVE}$  / SK) ~ **also providing regulated  $V_{GS}$  and protection & performance features!**

**$V_{DRIVE}$  Pin** is a patent-pending multi-function input for BOTH isolated PWM signal AND internal bias power for the GaN power IC. GaNSafe is optimized for synchronous operation under all conditions (Start-Up and Steady-State). Achieving advanced capabilities in only 4 terminals requires an isolated PWM with  $\geq 500\text{mA}$  output current and  $\geq 10\text{V}$  (**absolute minimum**). Recommended  $V_{DRIVE}$  voltage should be  $\geq 11\text{V}$ . Typical  $V_{DRIVE}$  voltage should be between 12V to 13V when using Bootstrap for HS device. Typical  $V_{DRIVE}$  voltage can be up to 15V when using isolated DC-DC supply for HS device.

**Minimum On-Time:** GaNSafe power ICs have an integrated 5V power supply fed by  $V_{DRIVE}$ , and Level Shift & Deglitch circuits. The  $t_{ON\_MIN}$  (minimum valid on-time pulse at  $V_{DRIVE}$  pin) is 75ns (sect. 10).

**Internally regulated  $V_{GS}$**  turns-ON the GaN gate with optimized voltage and turns-OFF at 0V. Negative gate bias is NOT required since there is an internal Miller Clamp to maintain the GaN gate OFF during PWM OFF state.

**$V_{DS}$  Rating:** During switching, the Drain toggles between Source voltage and  $V_{IN}$  (650V maximum). The Drain can withstand **non-repetitive** pulses up to 800V for  $< 100\ \mu\text{s}$  [see sect. 6 for  $V_{DS(TRAN)}$  rating]. The platform design must have appropriate commutation loop decoupling and adhere to voltage margin.

Isolated PWM IC: A dual PWM driver such as SI8273BBD-IS1 can be used (see Sect. 14.8 Ref Schematic), and Sect. 14.10 lists other PWM drivers that are recommended.




Figure 20. GaNSafe Block Diagram

### 14.2. Internal Gate Drive Power Loss

Internal gate drive power loss on GaNSafe power IC's can be projected by using  $I_{DRIVE}$  value from Fig. 19 ( $I_{DRIVE}$  vs.  $F_{SW}$ ), interpolated between duty cycle curves, multiplied by  $V_{DRIVE}$  (i.e.,  $I_{DRIVE} * V_{DRIVE}$ ).




Figure 21. Normal Operating Mode Timing Diagram ( $V_{DRIVE}$  input vs.  $V_{GS}$ )

### 14.3. Programmable Turn-ON and Turn-OFF dV/dt Control

During start-up or hard-switching condition, it may be desirable to limit slew rate ( $dV/dt$ ) on the Drain. To program Turn-ON slew rate connect  $R_{DRIVE\_ON}$  in series with  $V_{DRIVE}$  pin (as shown in sect. 14.8 reference schematic). Conversely, Turn-OFF slew rate is programmed using  $R_{DRIVE\_OFF}$  series resistor value. These resistors ( $R_{DRIVE\_ON, OFF}$ ) set the **current** of the internal gate drive circuit, therefore setting  $dV/dt$ .




Figure 22. Turn-on  $dV/dt$  Slew Rate Control




Figure 23. Turn-OFF  $dV/dt$  Slew Rate Control

### 14.4. Paralleling GaNSafe power IC's

GaN Safe power IC's can be paralleled up to a recommended maximum of **Qty2**, maintaining close  $T_{ON}$  and  $T_{OFF}$  matching of propagation delays. The following schematic revisions should be made:

- Add Kelvin-Source resistors in the return path from **each** SK Pin back to the external isolated PWM driver
- Adjust  $R_{DRIVE}$  value to assist  $T_{ON} / T_{OFF}$  matching

### 14.5. Short Circuit Protection

GaN Safe power ICs continuously monitor  $V_{DS}$  and trigger Short Circuit Protection (SCP) above  $V_{DS\_SAT}$  trip point (listed in sect. 10). GaN Safe power ICs Turn-OFF via Soft Shutdown (S/D) after SCP is triggered, holding the GaN gate LOW on a cycle-by-cycle basis unless  $V_{DS\_SAT}$  setpoint is CLEARED or until the system undergoes Power-ON Reset (POR).

$V_{DS\_SAT}$  Min/Max tolerances (listed in sect. 10) are designed to set SCP trip point  $\geq 20\%$  higher than the GaN power device saturation current, up to 150C. SCP latency is 350ns including Blanking Time during Turn-ON *into* a short circuit event, but SCP latency is 50ns when a short circuit event occurs during normal switching operation.

It is critical for GaN devices to have integrated SCP (Short Circuit Protection) due to GaN's shorter SCWT (Short Circuit Withstand Time) and the need for ultra-low latency on SCP operation. However, OTP (Over Temp) & OCP (Over Current) are typically implemented via system DSP.

### 14.6. Design for $V_{DS(TRANS)}$ and $V_{DS(CONT)}$

GaN Safe power ICs have been designed and tested to provide significant design margin for continuous and transient voltage conditions, for topologies typically used in high power operation up to 22kW. These voltage levels and recommended design margin can be analyzed using Fig. 24 below. When the GaN Safe power IC is switched off, energy stored in the output circuit causes  $V_{DS}$  overshoot ( $V_{SPIKE}$ ), and after dissipation of the stored energy  $V_{DS}$  settles to the level of the bus voltage.

- For **repetitive** events, derating should be applied from  $V_{DS(TRANS)}$  rating (800V) to  $V_{DS(CONT)}$  rating (650V max) under the worst case operating conditions.
- It is recommended to design the system such that  $V_{DS-OFF}$  is  $\leq 520V$  (80% of  $V_{DS(CONT)}$  rating).
- **Non-repetitive events** are infrequent, **one-time** conditions such as line surge, ESD, and lightning strike. No derating from 800V is needed for non-repetitive  $V_{SPIKE}$  durations  $< 100 \mu s$ .





Figure 24.  $V_{DS(CONT)}$  and  $V_{DS(TRANS)}$

## 14.7. PCB Layout Guidelines and PCB Footprint


PCB layout is critical for thermal management, noise immunity, and proper operation of the power IC. The following rules should be followed carefully during the design of the PCB layout:

- Place IC filter and programming components **directly adjacent to the GaN Safe power IC**, and reference all these components to the SK pin.
- Place an 0402 site for MLCC between SK and  $V_{DRIVE}$  Pins (**directly adjacent to the pins**). This site may be stuffed with a 47pF MLCC if additional noise immunity on  $V_{DRIVE}$  Pin is desired.
- Observe the limits on  $R_{DRIVE\_ON}$  and  $R_{DRIVE\_OFF}$  **minimum values** in ROC Sect. 7.
- Do **not** run power SOURCE currents through SK pin!
- For best thermal management, place thermal vias in the source pad area to conduct the heat out through the bottom of the package and through the PCB board to other layers.
- Use large PCB thermal planes (connected with thermal vias to the source pad) and additional PCB layers to reduce IC temperatures as much as possible.




PKG, PCB LAND PATTERN AND STENCIL OVERLAY


ALL DIMENSIONS ARE IN MILLIMETERS



## 14.8. Reference Schematic




## 14.9. PCBA SMT IR Oven Profile (guideline only):



## 14.10. Recommended Isolator IC's:

Supplier	Isolated P/N	UVLO Setpoint	CMTI (V/ns)	Drive Strength	Channels
SkyWorks (Si Labs)	SI8273BBD-IS1	VDDI: 1.85V VDDO: 8.0V	200	1.8A source/4A sink	Dual
SkyWorks (Si Labs)	SI8275BBD-IM1	VDDI: 1.85V VDDO: 8.0V	200	1.8A source/4A sink	Dual
NovoSense	NSI6602VB-Q1SWR	VDDI: 2.5V VDDO: 8.0V	150	6A source/8A sink	Dual
NovoSense	NSI6602B-Q1SWR	VDDI: 2.35V VDDO: 8.0V	150	4A source/6A sink	Dual
Infineon	2EDF9275F	VDDI: 2.85V VDDO: 4.2V	150	4A source/8A sink	Dual
Infineon	1EDB7275F	VDDI: 2.65V VDDO: 3.9V	300	5A source/9A sink	Single



## 15. Package Outline Dimensions:



SYM	MIN	NOM	MAX
A	2.15	2.30	2.45
b	0.70	0.70	0.80
b1	—	0.35 REF.	—
b2	0.75	0.75	0.85
c	0.40	0.50	0.60
D	10.18	10.38	10.58
D1	0.50	0.70	0.90
D2	—	3.30 REF.	—
D3	—	2.77 REF.	—
E	9.70	9.90	10.10
E1	—	8.50 REF.	—
E2	—	9.46 REF.	—
e	1.15	1.20	1.25
e1	4.20	4.30	4.40
e2	1.175	1.225	1.275
H	11.48	11.68	11.88
K	—	4.08 REF.	—
K1	—	4.17 REF.	—
L	—	9.13 REF.	—
L1	—	0.23 REF.	—
L2	0.50	0.60	0.70
L3	1.10	1.20	1.30
L4	1.10	1.20	1.30
L5	—	0.23 REF.	—
M	0.16	0.26	0.36
M1	1.10	1.20	1.30
M2	3.00	3.10	3.20
∅	8°	10°	12°



## 16. TnR Drawing and Socket Orientation



\* JEDEC Standard Orientation.

## 17. 20-Year Limited Product Warranty

A 20-year limited warranty applies to packaged Navitas GaNSafe power ICs in mass production, subject to the terms and conditions of Navitas' express limited product warranty (available at <https://navitassemi.com/terms-conditions>). The warranted specifications include only the MIN and MAX values listed only in Table 6 (Absolute Maximum Ratings), Table 8 (ESD Ratings), and Table 10 (Electrical Characteristics) of this datasheet. Typical (TYP) values or other specifications are not warranted.



## 18. Ordering Information

Part Number	Qualification	Package	MSL Rating	TnR Sizes/Qtys
NV6514C	JEDEC	TOLL-4L Bottom-cooled SMD	3	Standard (13" dia) Qty1,500
NV6514C-RA				Mini-Reel (7" dia) Qty340
NV6514CQ	AEC-Q100 Grade 1 -40 °C to +125 °C			Standard (13" dia) Qty1,500
NV6514CQ-RA				Mini-Reel (7" dia) Qty340

## 19. Revision History

Date	Status	Notes
Jul 1 <sup>st</sup> , 2024	Final	<ul style="list-style-type: none"> <li>First Datasheet Publication</li> </ul>
Aug 1 <sup>st</sup> , 2024	Final	<ul style="list-style-type: none"> <li>Updated V<sub>DRIVE</sub> ratings on Pages 1, 3, 4, and 11</li> </ul>
Sep 17 <sup>th</sup> , 2024	Final	<ul style="list-style-type: none"> <li>Added T<sub>RISE</sub> and T<sub>FALL</sub> to the Electrical Characteristics table</li> </ul>





## **Additional Information**

EXCEPT TO THE EXTENT THAT INFORMATION IN THIS DATA SHEET IS EXPRESSLY AND SPECIFICALLY WARRANTED IN WRITING BY NAVITAS SEMICONDUCTOR ("NAVITAS"), EITHER PURSUANT TO THE TERMS AND CONDITIONS OF THE LIMITED WARRANTY CONTAINED IN [NAVITAS' STANDARD TERMS AND CONDITIONS OF SALE](#) OR A WRITTEN AGREEMENT SIGNED BY AN AUTHORIZED NAVITAS REPRESENTATIVE, (1) ALL INFORMATION IN THIS DATA SHEET OR OTHER DESIGN RESOURCES PROVIDED BY NAVITAS, INCLUDING WITHOUT LIMITATION RELIABILITY AND TECHNICAL DATA, REFERENCE DESIGNS, APPLICATION ADVICE OR TOOLS, AND SAFETY INFORMATION (COLLECTIVELY, "DESIGN RESOURCES"), ARE PROVIDED "AS IS" AND WITH ALL FAULTS; AND (2) NAVITAS MAKES NO WARRANTIES OR REPRESENTATIONS AS TO ANY SUCH INFORMATION OR DESIGN RESOURCES AND HEREBY DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

**CUSTOMER RESPONSIBILITIES.** This data sheet and other Design Resources provided by Navitas are intended only for technically trained and skilled developers designing with Navitas- or GeneSiC-branded products ("Products"). Performance specifications and the operating parameters of Products described herein are determined in the independent state and may not perform the same way when installed in customer products. The customer (or other user of this data sheet) is solely responsible for (a) designing, validating and testing the application, products and systems in which Products are incorporated; (b) evaluating the suitability of Products for the intended application and the completeness of the information in this data sheet with respect to such application; (c) ensuring the application meets applicable standards and any safety, security, regulatory or other requirements; (d) procuring and/or developing production firmware, if applicable; and (e) completing system qualification, compliance and safety testing, EMC testing, and any automotive, high-reliability or other system qualifications that apply.

**NON-AUTHORIZED USES OF PRODUCTS.** Except to the extent expressly provided in a writing signed by an authorized Navitas representative, Products are not designed, authorized or warranted for use in extreme or hazardous conditions; aircraft navigation, communication or control systems; aircraft power and propulsion systems; air traffic control systems; military, weapons, space-based or nuclear applications; life-support devices or systems, including but not limited to devices implanted into the human body and emergency medical equipment; or applications where product failure could lead to death, personal injury or severe property or environmental damage. The customer or other persons using Products in such applications without Navitas' agreement or acknowledgement, as set forth in a writing signed by an authorized Navitas representative, do so entirely at their own risk and agree to fully indemnify Navitas for any damages resulting from such improper use.

**CHANGES TO, AND USE OF, THIS DATA SHEET.** This data sheet and accompanying information and resources are subject to change without notice. Navitas grants you permission to use this data sheet and accompanying resources only for the development of an application that uses the Products described herein and subject to the notices and disclaimers above. Any other use, reproduction or display of this data sheet or accompanying resources and information is prohibited. No license is granted to any Navitas intellectual property right or to any third-party intellectual property right.

**TERMS AND CONDITIONS.** All purchases and sales of Products are subject to [Navitas' Standard Terms and Conditions of Sale](#), including the limited warranty contained therein, unless other terms and conditions have been agreed in a writing signed by an authorized Navitas representative. This data sheet, and Navitas' provision of this data sheet or other information and resources, do not expand or otherwise alter those terms and conditions.

Navitas, GeneSiC, the Navitas and GeneSiC logos, GaNFast, GaNSafe and other Navitas marks used herein are trademarks or registered trademarks of Navitas Semiconductor Limited or its affiliates. Other trademarks used herein are the property of their respective owners.

Copyright © 2024 Navitas Semiconductor Limited and affiliates. All rights reserved.